# **Core C++ 2024**

# **Speeding Up Intel Gaudi Deep-Learning Accelerators Using an MLIR-Based Compiler**

**Dafna Mordechai, Omer Paparo Bivas**



Speeding up Intel<sup>®</sup> Gaudi® deeplearning accelerators using an MLIR-based compiler

Dafna Mordechai, Omer Paparo Bivas, Jayaram Bobba, Sergei Grechanik, Tzachi Cohen, Dibyendu Das

Intel/Habana Labs



- Deep Learning Compilers: Transforming a Large Computational Graph
	- into an optimized Execution Plan
- The TPC Fuser: A JIT compiler for deep learning kernels that delivers
	- significant performance improvements
- Case Study: Adjusting the TPC-Fuser to LLMs Recent Challenges

#### Intel Gaudi 3 AI accelerator Spec and Block Diagram





#### MME - Matrix Multiplication Engine

#### Configurable, not programmable

Each MME is a large output stationary systolic array

- ■256x256 MAC structure w/ FP32 accumulators
- ■64k MACs/cycle for BF16 and FP8

Large systolic array reduces intra-chip data movement, increasing efficiency Internal pipeline to maximize compute throughput





# Tensor Processor Core (TPC): 256B-wide SIMD Vector Processor

Fully Programmable using the TPC-C C enhanced with TPC intrinsics

VLIW with 4 separate pipeline slots: Vector, Scalar, Load & Store

Integrated Address Generation Unit for HWaccelerated address generation

Supports main 1/2/4-Byte datatypes: Floating Point and Integer





#### Intel Gaudi Software Suite



intel  $\overline{7}$ 

# Compilers 101

#### Compiler(Source Code) --> Machine Code

#### Compiler == (Translations + Transformations) [semantic preserving]



**LLVM** - Low Level Virtual Machine

**Clang** - Front-end for languages in the C language family (C, C++, Objective C/C++, OpenCL, and CUDA)

# Deep Learning Compilation 101



The original Resnet-18 architecture. Up to 152 layers were trained in the original publication (as "ResNet-152") - Wikipedia

#### Graph Compilation Flow: Transforming a Deep Learning Computational Graph into an Intel-Gaudi Execution Plan





Neural Network Hardware Mapping – Use of MME and TPC

The original Resnet-18 architecture. Up to 152 layers were trained in the original publication (as "ResNet-152") - Wikipedia

# TPC Kernel Library Providers

#### Pre-Compiled Library (TPC-C)

Intel-Gaudi optimized TPC kernel library

Custom user kernels

#### **JIT Library**

Auto-generated fused kernels, compiled during graph compilation, using the MLIR-based JIT compiler

All the kernels are compiled using the Clang-based TPC Compiler

#### Layered View of Intel® Gaudi® Software Suite



intel

 $11$ 

# Graph Compilation Flow



- Processes the deep learning topology to allocate operations across MME, TPC, and DMA engines
	- **Generate MME Configurations**
	- **EXECT** Select kernels from the different kernel library providers
- Optimizes the computational graph using techniques similar to traditional compilers
	- Schedules operations while accounting for memory constraints and dependencies
	- Configures hardware registers and system settings based on the execution plane (recipe)

The original Resnet-18 architecture. Up to 152 layers were trained in the original publication (as "ResNet-152") - Wikipedia



# What's an Ideal Execution?



# Graph Compiler: Slicing + Bundling

The Graph Compiler is designed to partition data and group operations efficiently to achieve overlapping execution between the MME and TPC units.

This optimization maximizes the use of SRAM and local caches, enhancing data transfer efficiency.



# JIT Compiler: Key Benefits and Advantages

- Spare HBM bandwidth
- Enhances caches and local memory efficiency
- Spare kernel-to-kernel invocation latency
- **Applies** shape-based optimizations



The TPC Fuser Supports element-wise operations, reductions and normalizations

#### TPC-Fuser Performance Improvements

#### End-to-end model execution



1.3X Avg Perf Improvement at model level

#### 1.5X Avg Perf Improvement in device execution time

ဓာ က ၊<br>၁ က ၊ 57  $\overline{6}$ 65<br>65 69  $\infty$ 

**Model Trace Number** 

7<br>2<br>7<br>2<br>7 85 0 0 0<br>0 0 0 0

41 45

Speedup

 $\geqslant$ 

 $\overline{\phantom{0}}$ ما  $\circ$  $\overset{\sim}{-}$  : |
|7<br>| بر<br>71  $\mathsf{L}\Omega$  $\circ$ က 57.<br>37.

#### Device execution times

**Measured on Intel Gaudi2** 

# How Is It Done?







#### Let's Take an Example:

#### $\mathsf{v}$  module {

syn\_rt.graph(%in0: !syn\_rt.tensor<4x2x128xf32>, %in1: !syn\_rt.tensor<4x2x128xf32>) -> !syn\_rt.tensor<4x2x128xf32>{ %out0 = tpckernel.add %in0, %in1 : (!syn rt.tensor<4x2x128xf32>, !syn rt.tensor<4x2x128xf32>) -> <f32> -> (!syn rt.tensor<4x2x128xf32>) %out0 0 = tpckernel.sin %out0 : (!syn rt.tensor<4x2x128xf32>) -> <f32> -> (!syn rt.tensor<4x2x128xf32>) syn rt.exit %out0 0 : !syn rt.tensor<4x2x128xf32>

#### module {

```
func.func @fused kernel 0xBEF27837 1 f32(%arg0: tensor<4x2x128xf32>, %arg1: tensor<4x2x128xf32> -> tensor<4x2x128xf32> attributes {syn.expected arch = "
 %0 = syn.add %arg0, %arg1 : tensor<4x2x128xf32>
 %1 = syn.sin %0 : tensor<4x2x128xf32return %1 : tensor<4x2x128xf32>
syn rt.graph(%in0: !syn rt.tensor<4x2x128xf32>, %in1: !syn rt.tensor<4x2x128xf32>) -> !syn rt.tensor<4x2x128xf32>{
 %0 = syn rt.launch tpc func @fused kernel 0xBEF27837 1 f32(%in0, %in1) : (!syn rt.tensor<4x2x128xf32>, !syn rt.tensor<4x2x128xf32>) -> !syn rt.tensor<
```

```
syn_rt.exit %0: !syn_rt.tensor<4x2x128xf32>
```
#### Loop Fusion

The compiler merges multiple loops with the same iteration range into a single loop

#### Loop Fusion



#### **Vectorization**

The compiler converts independent loop iterations into SIMD instructions, based on the specific hardware vector width





#### **Vectorization**

```
func.func @fused kernel 0xBEF27837 1 f32(%arg0: memr
 affine.for %arg3 = 0 to 128 \{affine.for \text{\%arg4} = 0 to 2 {
      affine.for %arg5 = 0 to 4 {
        %0 = affine.load %arg0[%arg5, %arg4, %arg3]
        %1 = \text{affine.load Xarg1}[Xarg5, Xarg4, Xarg3]%2 = arith.addf %0, %1 : f32%3 = math. sin %2 : f32affine.store %3, %arg2[%arg5, %arg4, %arg3]
  return
```


#### Loop Unroll

The compiler combines operations from consecutive iterations and merges them into a single iteration



unroll\_factor= 2



#### Loop Unroll

```
func.func @fused_kernel_0xBEF27837_1_f32(%arg0: memref-
  affine.for \%arg3 = 0 to 4 {
    affine.for \text{\%arg4} = 0 to 2 {
      affine.for \%arg5 = 0 to 128 {
        % = affine.load %arg0[%arg3, %arg4, %arg5] :
        %1 = \text{affine.load Xarg1}[Xarg3, Xarg4, Xarg5] :%2 = arith.addf %0, %1 : f32%3 = math,sin %2 : f32affine.store %3, %arg2[%arg3, %arg4, %arg5] :
```
unroll\_factor= 4 "fully unroll" one of the loops func.func @fused kernel 0xBEF27837 1 f32(%arg0: memref<4x2x)  $%c0 = arith.constant 0: index$ affine.for  $%$ arg3 = 0 to 128 step 64 { affine.for  $\text{Karg}4 = 0$  to 2 {  $%$  = affine.apply affine map<(d0) -> (d0 + 3)>(%c0)  $%1 =$  affine.apply affine map<(d0) -> (d0 + 2)>(%c0)  $\%2 = \text{affine}.\text{apply}$  affine map<(d0) -> (d0 + 1)>(%c0) %3 = affine.vector load %arg0[%c0, %arg4, %arg3] : mer  $%5 =$  affine.vector load %arg0[%1, %arg4, %arg3] : memm  $%6 =$  affine.vector load  $%8 =$ %7 = affine.vector load %arg1[%c0, %arg4, %arg3] : mer  $%8 =$  affine.vector load  $%8 =$  $%9 =$  affine.vector load  $%9 =$   $%1, %9 =$   $%1, %9 =$   $%1, %9 =$ %10 = affine.vector load %arg1[%0, %arg4, %arg3] : mer  $%11 = arith.addf %3, %7 : vector<64xf32$  $%12 = arith.addf %4, %8 : vector<64xf32$  $%13 = arith.addf %5, %9 : vector<64xf32$  $%14 = arith.addf %6, %10 : vector<64xf32$  $%15 = math,sin %11 : vector<64xf32$  $%16 = math,sin %12$ : vector<64xf32>  $%17 = math,sin %13 : vector<64xf32$  $%18 = math,sin %14 : vector<64xf32$ affine.vector store %15, %arg2[%c0, %arg4, %arg3] : me affine.vector store %16, %arg2[%2, %arg4, %arg3] : mem affine.vector store %17, %arg2[%1, %arg4, %arg3] : mem affine.vector store %18, %arg2[%0, %arg4, %arg3] : mem

return

return

#### **Parallelization**

The compiler transforms the constant bounds of a loop into variables, enabling scalable parallel execution across multiple processing units





#### Parallelization



# Case Study: Adjusting the TPC-Fuser to LLMs Recent **Challenges**

#### Large Language Models and Triangular Softmax

Make predictions about the next word, for each prefix of the sentence. •



#### Traditional vs. Triangular Access to the Data

• Supporting a new type of data access created challenges.

```
Traditional access
for (i = 0; i < N; ++i) {
 for (j = 0; j < M; ++j) {
    // Access A[i][j]
```
#### Triangular access

$$
\begin{array}{ll}\n\text{for } (i = 0; i < N; ++i) {\{ \quad \text{for } (j = 0; j <= i; ++j) {\{ \quad \text{/(Access A[i][j]}\} \quad \text{)}}} \n\end{array}
$$



#### Vectorizing triangular loops

• Traditional vectorization, for rectangular (regular) tensor access:



#### Vectorizing triangular loops

• Problem: Vectorizing triangular loops will result in a vector-level granularity triangle.



written

#### Vectorizing triangular loops

Solution: Need to add masks to each vector write: •



written

Traditional unrolling, for rectangular (regular) tensor access with unroll factor = 2: •



• Traditional unrolling, for rectangular (regular) tensor access with unroll factor = 3:



- **Problem:** Some unroll factors may result in operating on different number of vectors  $\bullet$  .
- Unrolling triangular tensor access with unroll factor = 3 is forbidden:  $\bullet$  .



- Solution: Allow only legal unroll factors:  $\circ$  vector\_size% unroll\_factor == 0
- Unrolling triangular tensor access with unroll factor = 2 is allowed:  $\bullet$  .



# Parallelizing triangular loops



# Parallelizing Triangular Loops

#### Performance with naïve parallelization - 219.6us



# Parallelizing Triangular Loops

#### Performance with triangular-adapted parallelization - 170.8us. 22% speedup!



Fusing Triangular and Non-triangular LoopsTraditional fusion, for rectangular (regular) tensor access:







#### intel

#### Triangular Data Access

The introduction of a new data access pattern introduced new challenges:

- Correctness challenges
- Performance challenges
- Operation fusion challenges



- The TPC Fuser is a JIT compiler for deep learning kernels
- It is deployed as part of [Gaudi Synapse SW stack](https://developer.habana.ai/)
- Delivers significant performance improvements
- Works in-tandem with a Graph Compiler to optimize execution

across the entire accelerator

# 

#### Notices & Disclaimers

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Intel technologies may require enabled hardware, software or service activation.

Availability of accelerators varies depending on SKU. Please contact your Intel sales representative for more information.

Your costs and results may vary.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.