Cache consistency and the C++ memory model: Writing code for real hardware

Yossi Moalem



© 2019 by CYBERBIT | CYBERBIT Proprietary


About Me

- Team leader as Cyberbit
- 15 years as a C++ programmer
- Married with 3 children
- Obsessive cyclist

• E-mail: moalem.yossi@gmail.com



The computer we think we program for










© 2019 by CYBERBIT | CYBERBIT Proprietary

Moore's Law


The number of transistors in a dense integrated circuit doubles every two years

- CPU became much faster very fast
- Memory speed did not advance so fast






The computer we think we program for





The computer we are actually programming for



Cache Hierarchy, The numbers


- L1 Cache:
 - 2-4 cycles
 - 32K, for instruction, 32K for data
 - Per core, shared between HW threads
- L2 Cache
 - 15-18 cycles
 - 256K, shared for instructions and data
 - Per CPU
- L3 Cache
 - 30-40 cycles
 - 32M, shared for instructions and data
 - Per machine
- Main Memory
 - Over 100 cycles (150-200 and maybe more!)

Larger



Faster


A graph is much better





One picture worth 1000 words







One animation worth 100 pictures

To scale!








L3

Main memory




© 2019 by CYBERBIT | CYBERBIT Proprietary

Row by row v's col by col






Is col by col the worst?





Reducing matrix size





Cache: Requirements

- Swapping in/out should be efficient
- Fast lookup
- Minimize maintenance
- Non-consecutive
- Locality





- Fixed size block of memory
- Smallest cache-able unit






Main Memory




Cache

Cache lookup





Reducing matrix size






False Sharing

- Cores do not share data they do share cache lines
- False sharing requires:
 - Several cores accessing the same cache line
 - Frequently
 - At least one is a writer
- Not only arrays:
 - Heap allocation, globals, statics
 - Even from different translation units



Lightweight Counters:






Measuring Strategy

- Each thread will perform a pre-defined set of iterations
- So N threads will do N times more work than 1 thread
- Measure from 1 to 31 threads
- Calculate slowdown
- Expected:
 - Best case: slowdown of 1
 - Worst case: slowdown of N




Naïve implementation results:






Naïve implementation – closer look






Group by CPU






Group by CPU – Results






Group by CPU – closer look:






Align to cache line





Align to cache line – Results:





© 2019 by CYBERBIT | CYBERBIT Proprietary

Compiler has freedom!

- The compiler can change the code
 - Rearrange/remove memory access
 - Reuse location
- To use the HW better:
 - Provide better locality
 - Reduce stale cycles
- Maintain observable state, from the **same thread** POV



Compiler reordering

A۰	Save/Load	+ Add new ▼	🔎 CppInsights	C++	•		x86-64	gcc 8.3	•	•	-02			•
1 int messageToPublish;			A = 1	711010		D lib fi	toy	+ 17/			Domonalo			
<pre>2 int rawMessage;</pre>				A L		1010 🗹 .LX0:		≥ .text	⊻//		Minter	🗹 Demangle		
<pre>3 int readyToPublish;</pre>			🗏 Libraries 🔻 🕂 Add new 👻 🏟 Add tool 💌											
4														
<pre>5 void publishMessage()</pre>														
6	{					1		mov				-		
7	messa	geToPublish = r	awMessage:					mov			TR rawM			
8		ssage = 0;				4		mov			wMessag			
9		ToPublish = 1;				5		mov	DWORD	PTR me	essageTo	Publish	[rip], ea	ах
		10F0011311 - 1,				6		ret						
10	Ĵ					1	ready1	FoPublish	:					
11						8		.zero	4					
						9	rawMes	ssage:						
						10		.zero	4					
								geToPubli						
						12		.zero						
						1.		.20.0	-					





- Introduced for MMIO
- Reordering non-volatile and volatile is permitted
- Every access to the variable will be restricted



Compiler Barrier

7	<pre>void publishMessage()</pre>
8	{
9	messageToPublish = rawMessage;
10	rawMessage = 0;
11	<pre>atomic_signal_fence(memory_order_acq_rel)</pre>
12	readyToPublish = 1;
13	}

🗏 Librari	es 🔹 🕂 Add new	💌 🏟 Add tool 💌
1	publishMessage()):
2	mov	eax, DWORD PTR rawMessage[rip]
3	mov	DWORD PTR rawMessage[rip], 0
4	mov	DWORD PTR messageToPublish[rip], eax
5	mov	DWORD PTR readyToPublish[rip], 1
6	ret	



HW has freedom too!

- CPU may reorder instructions as well
- Several functional units
- Execute instruction while waiting for previous instructions operand
- Data availability order, rather then instruction order.
- Reduce memory access wait time





Assume finished and answer initialized to 0

- Threads need to communicate
- Reads and writes order reasoning
- With respect to memory access



Memory Model

- The set of allowed reorders
 - LoadLoad, LoadStore, StoreStore, StoreLoad
- And how to limit that
 - Toolchain issue fence for the architecture
 - If such fence is unavailable, a stronger fence is issued
 - Full fence
 - One-way fence
- C++ did not define memory model until C++ 11
- Synchronization mechanisms include the required fence



SC-DRF

Sequential consistency (SC):


"the result of any execution is the same as if the reads and writes occurred in some order, and the operations of each individual processor appear in this sequence in the order specified by its program"

- **Data race**: simultaneously accessing an object by two threads, and at least one thread is a writer.
- Simultaneously: without happens-before ordering.

It appears to execute the program you wrote, as long as you didn't write a data race.



CPU Reordering, Example Revised





Transitivity

Thread #1	Thread #2	Thread #3	
data = 42;	while(! t1.load()) { ; }	while(! t2.load()) { ; }	
t1.store (1);	t2.store(1);	assert (data == 42);	



Instruction reordering in action

First seen at http://preshing.com

```
x, y, rX and rY initialized to zero
```

<Thread 1> x = 1; // compiler barrier here rY = y;

<Thread 2> y = 1; // compiler barrier here rX = x;



The Idea, cont'd

<Main thread> Initialize all semaphores Spawns two threads Do forever: Initialize to zero Post on start semaphores Wait on end semaphore Wait on end semaphore Check if both, rX and rY are zero <Thread 1> Do forever: Wait on start semaphore #1 **x = 1;** Compiler Barrier **rY = y;** Post on end semaphore

<Thread 2> Do forever: Wait on start semaphore #2 **y= 1;** Compiler Barrier **rX = x;** Post on end semaphore





Compiled with no optimization:

1	reorders	detected	after	123 iterations
2	reorders	detected	after	446 iterations
				1206 iterations
				1338 iterations
				1339 iterations
				1737 iterations
				2003 iterations
				2204 iterations
9	reorders	detected	after	2681 iterations

Compiled with O3

1	reorders	detected	after	197 iterations
2	reorders	detected	after	1508 iterations
				2874 iterations
				4423 iterations
				4562 iterations
				4580 iterations
				4605 iterations
				4747 iterations
9	reorders	detected	after	4822 iterations
			· · ·	1070 1






• Replacing the compiler barrier with a memory fence

x = 1; atomic_thread_fence(memory_order_seq_cst); rY = y;





• Demonstrating this would be kind'a boring....





Non sequentially consistent atomics

Relaxed atomic

- Atomicity
- RMW will always see the latest value
- No ordering!
 - One thread can see operation A before B, while another thread may see it the other way!




Non sequentially consistent atomics

Acquire - Release

- Must be in tandem
- Operations sequenced before "release", will be visible to operation sequenced after "acquire" that synchronize with it
- Does not provide global ordering
- Better shown with an example:




Acquire/Release – another look





Acquire/Release





What about this:

atomic <bool> x (false); atomic <bool> y (false); atomic <bool> bothSet(false);

reader1.join(); reader2.join(); writer1.join(); writer2.join (); assert (bothSet);






- SC mandates a single total order of events of all operations tagged as such
- With relaxed atomics, threads do not have to agree on the order of events
- They only have to agree on the modification order of each individual item



Should you use non-sequentially consistent

- Does every micro-second count?
 - Is this a hot path?
 - Is this a problematic spot?
- Will it have massive testing and reviews?
- Is this a known pattern?



O'REILLY*

The Practical Developer @ThePracticalDev



Data Oriented Design

Consider the following class:

```
class Object {
    int _pos[2];
    int _speed;
    Model _model;
    const char _name[NAME_SIZE];
    ....
    int _foo;
};
```



What is the most expensive operation?


void Object::update(int time)

```
float f = sqrt(
  _pos[0] + (time* _speed) +
  _pos[1] + (time * _speed ) );
  _foo += f;
```

1. Load _pos, cache miss, 200 cycles 2. Load speed, same cache line, 3 cycles 3. Multiply and add, twice, 5 cycles twice 4. Square root, 30 cycles 5. Load _foo, cache miss, 200 cycles __nam

6. Add result to _foo, 1 cycle

Total: 450 cycles





Can the compiler help?

• 50 out of 450 cycles are real work

Compiler's domain is the 50 cycles Not very much...



Back to the Example

class Object { int _pos[2]; int _speed; int _foo; Model _model; const char _name[NAME_SIZE]; };




The new cost:

void Object::update(int time)

```
float f = sqrt(
_pos[0] + (time* _speed) +
_pos[1] + (time * _speed ) );
_foo += f;
```

- 1. Load _pos, cache miss, 200 cycles
- 2. Load speed, same cache line, 3 cycles
- 3. Multiply and add, twice, 5 cycles, twice
- 4. Square root, 30 cycles
- 5. Load _foo, cache miss, 200 cycles
- 5. Load _foo, 5 cycles
- 6. Add result to _foo, 1 cycle
 - Total: 250 cycles





Can we do better?

for (auto & object : objects) {
 object.update(time);

Regroup the data

. . . .

}**·**

class Object {
 Model _model;
 const char _name[NAME_SIZE];

class ObjectPosition{
 float _pos[2];
 float _speed;
 int _foo;



CYBERBIT PROTECTING A NEW DIMENSION



- Single cache line, multiple objects
- Shared cost
- On average, fetching will cost us about 40 cycles
- Total cost ~90 cycles




DoD in one sentence

- Make continuous, tightly packed, chunks of memory that will be used consecutively
- Re-group fields according to their usage
- When it is needed, and the transformation that's needed



Container Searching for a key/condition



- Load the key
- Load the object selectively



Polymorphism

for (Shape * currentShape : shapes) {
 currentShape->draw();

• shapes is likely to contain:

square, circle, polygon, square, text, rectangle....



Polymorphism, Resolution

for (Circle* currentCircle : circles) {
 currentCircle->draw();

for (Square* currentSquare : squares) {
 currentSquare->draw();



Cache Oblivious Algorithms

- Characteristics, not existence
- Attempt to maximize cache hits
- All levels of cache hierarchy
- Can be out-performed by cache aware



Analyzing Memory Utilization

- Analyzing using big O notation
- Idealized cache model
 - Ignore cache hierarchy
 - Ignore replacing policies
 - Ignore associativity



Example: Search

Search a sequence of numbers for the highest number, which is less than X

- Data is searched many times
- Ignore preparation time

How should we store the sequence??



Attempt #1: Binary Search

- log(n) comparisons
- Given the distance, assume that they will require memory access
- log(n)-log(B) memory accesses are required



Attempt #2: B-Tree


- Set B to our cache-line size
- We will require log B (N) steps
- Each node will be loaded in one cache line
- O(log (N) / log(B)) memory accesses
- But....
 - We need to know B



Van Emde Boas


- Full description and analysis is outside the scope
- Set a fully balanced tree
- Recursively divide it to sub-trees
- Each sub-tree is copied to sequential memory
- Use this to search






1








Van Emde Boas, intuitive analysis

- Each section is of size B or less
 - 2 memory accesses per section
- Section height between log(B) to log(B)/2
- Tree height is log(n)
- Max sections we will visit is log(N)/(log(B)/2)
- This will require 4(log(N)/log(B)) memory accesses







The Pattern

```
Singleton* Singleton ::instance () {
  if (_instance == nullptr ) {
    std::lock_guard < std::mutex>
lock(_mutex);
    if (_instance == nullptr) {
        _instance = new Singleton();
      }
    }
    return _instance;
```

Allocate memory Call C'tor Assign



Attempt #1: Adding temporary

```
Singleton * Singleton ::instance () {
 if (_instance == nullptr) {
    std::lock_guard<std::mutex> lock(_muteOptimize out the temporary.
    if (_instance == nullptr) {
                                           Back to square 1.
        Singleton * tmp = new Singleton();
         _instance = tmp;
 return_instance;
```



Attempt #2: Outsmart the compiler

- Change tmp to larger scope, say static
 - Compiler can still detect this
- Define tmp as extern
 - Can still detect this
 - Or, place construction after both
- Define helper on other translation unit
 - Compiler must assume it can throw
 - No inlining
 - Link-time inlining kills this attempt



Attempt #3: Volatile

- Qualify tmp and _instance as volatile
 - All side effects of one volatile must be completed before addressing the other

```
Singleton * Singleton ::instance () {
  if (_instance == nullptr ) {
    std::lock_guard<std::mutex> lock(_mutex);
    if (_instance == nullptr ) {
        Singleton * volatile tmp = new Singleton();
        _instance = tmp; // static Singleton * volatile
      }
    }
    return _instance;
```



Attempt #3: Volatile, cont'd

Lets inline a constructor:

```
Singleton * Singleton ::instance () {
 if (_instance == nullptr) {
   std::lock_guard<std::mutex> lock(_mutex);
    if (_instance == nullptr) {
        Singleton * volatile tmp = new Singleton();
                                                          This new
         tmp -> x = 4 //from the c'tor
                                                          instruction may be
         _instance = tmp;
                                                          reordered
 return _instance;
```





Trying to outsmart the compiler is a bad idea



© 2019 by CYBERBIT | CYBERBIT Proprietary

Attempt #4: Compiler barrier

```
Singleton * Singleton::instance () {
 if (_instance == nullptr) {
    std::lock_guard<std::mutex> lock(_mutex);
    if (_instance == nullptr) {
         Singleton * tmp = new Singleton();
         // Compiler Barrier here
         _instance = tmp;
 return _instance;
```



What about CPU Re-Ordering

Game Over!





© 2019 by CYBERBIT | CYBERBIT Proprietary

Attempt #5: Memory Barrier

```
Singleton * Singleton::instance() {
    if (_instance == nullptr) {
        std::lock_guard<std::mutex> lock(_mutex);
       if (_instance == nullptr) {
            Singleton * tmp = new Singleton;
           std::atomic_thread_fence(std::memory_order_seq_sct);
           _instance = tmp;
    return _instance ;
```

Non atomic assignment



Attempt #5: atomic

```
Singleton * Singleton ::instance() {
   Singleton * tmp = _instance.load();
    if (tmp == nullptr) {
        std::lock_guard < std::mutex > lock(_mutex);
        tmp = _instance.load();
        if (tmp == nullptr) {
         tmp = new Singleton;
         _instance = tmp;
    return tmp;
```





- But uses sequential consistency
- Can be expensive
- Can we do better?



Attempt #6: acquire-release

```
Singleton * Singleton ::instance() {
    Singleton * tmp = _instance.load(std::memory_order_acquire);
    if (tmp == nullptr) {
        std::lock_guard<std::mutex> lock(_mutex);
        tmp = _instance.load(memory_order_relaxed);
        if (tmp == nullptr) {
           tmp = new Singleton ;
           _instance.store(tmp, memory_order_release);
     return tmp;
```



Attempt #7: do we need the lock?

```
Singleton * Singleton::instance() {
  Singleton* tmp = _instance.load(memory_order_relaxed);
   if (tmp == nullptr) {
     <u>Singleton * newInstance = new Singleton ;</u>
      if (! (_instance.compare_exchange_strong( tmp, newInstance,
                                              memory_order_relaxed) ) ) {
            delete newInstance;
   return instance.load(memory_order_relaxed);
```



Back to the sketching board

C++ 11 states:

If control enters the declaration concurrently while the variable is being initialized, the concurrent execution will wait for completion of the initialization.

So, the final answer...

Singleton & Singleton::instance() {
 static Singleton instance;
 return instance;

